

|   |                                 |  |
|---|---------------------------------|--|
| <b>Search Notes</b><br> | <b>Application/Control No.</b>  | <b>Applicant(s)/Patent under Reexamination</b> |
|   | 10/773,232                      | OKUMURA, YOSHIKI                               |
|   | <b>Examiner</b><br>Faisal Zaman | <b>Art Unit</b><br>2112                        |

| SEARCH NOTES<br>(INCLUDING SEARCH STRATEGY)  |            |      |
|--|------------|------|
|  | DATE       | EXMR |
| Text search focusing on status bit setting circuits in EAST databases: USPAT, USPGPUB, EPO/JPO, DERWENT, IBM_TDB | 12/12/2005 | FMZ  |
| Checked for Double Patenting & 101<br>Checked Inventor and Assignee  | 12/12/2005 | FMZ  |
| Consulted SPE Rehana Perveen concerning search strategies  | 12/12/2005 | FMZ  |
| Conducted PLUS search through EIC  | 12/13/2005 | FMZ  |
| Searched Google NPL for status bit setting circuit   | 12/13/2005 | FMZ  |
| Consulted Primary Examiner Paul Myers concerning search strategies   | 12/13/2005 | FMZ  |
|  |            |      |
|  |            |      |

| INTERFERENCE SEARCHED |          |      |          |
|-----------------------|----------|------|----------|
| Class                 | Subclass | Date | Examiner |
|                       |          |      |          |
|                       |          |      |          |
|                       |          |      |          |
|                       |          |      |          |
|                       |          |      |          |